4. MEMOCODE 2006: Napa, California, USA

Keynote Talk I

Session I: Model Checking

Session II: Rule-based HW Design

Session III: HW Verification

Panel I: Nano-Computing: Do we need New Formal Approaches to Co-Design?

Keynote Talk II

Session IV: Transaction-level Modeling

Panel II: Programming Models and Languages for SOC-Implemented Architectures

Session V: Time and Clocks

Keynote Talk III

Session VI: Scheduling and Analysis

Poster Presentations: Abstracts

maintained by Schloss Dagstuhl LZI at University of Trier